We present simulation mechanisms by which any network of threshold logic units with either symmetric or asymmetric interunit connections (i.e., a symmetric or asymmetric \Hop eld net") can be simulated on a network of the same type, but without any a priori constraints on the order of updates of the units. Together with earlier constructions, the results show that the truly asynchronous network model is computationally equivalent to the seemingly more powerful models with either ordered sequential or fully parallel updates.
Introduction
A somewhat unsatifying feature of many otherwise interesting constructions of recurrent threshold logic networks (or, more generally, automata networks) is their use of a global synchronizing mechanism. It is commonly assumed that either the computational units in the network update their states fully synchronously in parallel (e.g. 8, 10, 11, 16, 24] ), or there is some a priori imposed sequential update order (e.g. 2, 25] ), or some intermediate form of the two applies (e.g . 7] ). Such global timing constraints are clearly not consonant with the otherwise distributed nature of the model, where the behavior of each unit in other respects depends only on locally On leave from the Department of Computer Science, University of Helsinki, Finland. E-mail: orponen@igi.tu-graz.ac.at available information. On the other hand, experience has shown that programming such networks without any assumptions on synchronization is rather awkward.
For instance, Goles et al. constructed in 8, 11] symmetric threshold logic networks whose transient times under parallel updates are exponential in the number of units in the network. Tchuente 25] and, independently, Bruck and Goodman 2] then came up with a simple method to simulate parallel updates by updates that are performed in a cyclic sequential order, yielding as an immediate corollary the existence of symmetric networks with exponentially long transients under ordered sequential updates. Proving the existence of long transients under unordered sequential updates is quite a bit more complicated, however, and seems to have been worked out rst by A. Haken in a manuscript 12] which, unfortunately, remains unpublished. (On the other hand, the result is now known to follow, albeit via a somewhat indirect route, also from the general theory of local search for optimization problems 23] , and the explicit construction of 12] is reviewed in 3], and also below.)
As another example, in 16] general scheme was presented for simulating polynomial space (resp. polynomial time) bounded Turing machines by symmetric polynomial size nets (resp. polynomial size nets with polynomially bounded connection weights). The construction in 16] appears to rely quite heavily on the use of parallel updates, and has not so far been directly generalized to unordered sequential updates 1 . In this paper, we outline a general scheme whereby the computation of any network using cyclic sequential updates can be simulated on a slightly larger network where the update order is totally unconstrained. More precisely, we shall discuss two schemes, a simple one for asymmetric networks, and a more complicated one for symmetric networks. Applying the Tchuente/ Bruck{Goodman construction 25, 2], these results imply that also parallel updates can always be simulated in a fully asynchronous manner. And via the construction of 16], we obtain as a corollary an e cient simulation of 1 Two comments on related work are in place here. First, simulations of space-bounded machines by small asymmetric networks were designed already by Lepley and Miller in 15] , both for parallel and, remarkably, for random sequential updates | although the latter scheme is correct only in a probabilistic sense. The interest in showing that the simulation can be done also on symmetric nets is their generally very lsimited convergence behavior, as discussed by many authors 4, 6, 10, 13, 21] . A second somewhat related result is the recent simulation by Siegelmann and Sontag 24] of arbitrary Turing machines, and even more general computations by xed-size parallel asymmetric networks with continuousstate units.
space-or time-bounded Turing machines on symmetric asynchronous networks.
The essential component of our simulation schemes is building an internal sequencing mechanism into network. In the case of asymmetric networks, sequencing is achieved fairly easily with the addition of some intermediate units; in the case of symmetric networks the arrangement is more complicated, and is based on using Haken's 12] exponential-transient network as a \clock".
For general surveys of automata networks, see the books 5, 9]. Threshold logic networks have recently become (again) popular as discrete models of neural networks. Computational aspects of these models are discussed in, e.g., the survey papers 17, 18, 26] , and in the books 14, 19, 20, 22] .
Preliminaries
A threshold logic network (or a \binary recurrent neural network") consists of n threshold logic units (or \binary neurons"), each of which is at a given moment in either one of two states x i = 1 or x i = 0, also called the on . To simplify the presentation, we shall discuss the constructions below as if also in an asynchronous network only one unit would update at each time step. However, it is easy to check that the constructions do work also when arbitrary subsets of the units are updated in parallel. We shall also usually only consider the sequential update steps that actually change the state of the updated unit. Thus, e.g. \next update step" means the next step at which some updated unit rerally changes its value.
A global state, or con guration x = (x 1 ; : : :; x n ) of the network is stable if none of the units would change its state in an update. It is known that if all the diagonal weights w ii are nonnegative, then a symmetric net will under any sequential update sequence eventually converge to a stable state 6, 13] . Under parallel updates a symmetric network, even one with negative diagonal elements, will always converge to either a stable state or to a cycle of two alternating states 11, 21] . In the article 4] upper bounds are derived on the number of update steps required for convergence, and all these results are reviewed, complete with proofs, in each of the surveys 3, 9, 14].
An elegant general device for simulating parallel updates by cyclically ordered sequential updates is the following technique of \doubling" the net- As a special case, if the original network is symmetric, then so is the doubled network, and hence the sequential updates on the doubled network 
Figure 1: An asymmetric sequencing mechanism.
are guaranteed to converge to a stable state. It follows immediately that the original network converges under parallel updates to either a stable state or to a cycle of length two, depending on whether the two sides of the doubled network in its stable state are equal or not equal.
Asymmetric Nets
Let us consider rst the simulation construction for asymmetric nets, as it is rather simpler than the one for symmetric nets. Thus, assume we are given an asymmetric network N of n units, whose xed sequential update order we assume to be x 1 ; x 2 ; : : :; x n ; x 1 ; x 2 ; : : :. For simplicity, we also assume that he units in N should also have no self-connections, i.e. all the diagonal weights are zero 3 . We shall construct another asymmetric net N 0 of 4n units whose computations mimic those of N, but that is \self-sequencing", in the sense that at each moment of time there is at most one unit in N 0 whose state would change in an update. These units are rst activated when the rst condition above, for turning unit y i from 0 to 1, is achieved, and help y i to make the state change. Node y i will then maintain its new state supported by its right neighbor in the local xor structure until the control units are activated again, this time by the condition for resetting y i to 0, which they again help y i to do. (The di erence to the rst time is that now y i gets no support from x i , which has meanwhile been reset.) The functioning of this control structure is perhaps most easily understood by simply simulating the behavior of the sample network in Figure 3 . The weights need to be chosen so that control information can only ow from right to left, i.e., that no combination of states to the left of some control unit can have an e ect on the updates at that unit. Denoting = 1 , = 2 , = 1 , = 2 etc., Haken 12] suggests the values k = 1=(40m) k , k = m=(40m) (k+1) for an m-bit counter. The number of units in an m-bit counter can be seen to be 8m ? 6. The symmetric simulation Let then N be a symmetric network of n units that are updated sequentially in the order x 1 ; x 2 ; : : :; x n ; x 1 ; x 2 ; : : :. Again, we shall momentarily assumethat the units in N have no self-connections, and return to the problem of implementing these later 4 . Since each of the units in the networks can be in two alternative states, the network can compute for at most 2 n update cycles, i.e. t = n2 n update rounds, before it either converges or repeats a con guration and goes into a cycle. (Actually, cycles are possible only in networks with negative weight self-connections, as otherwise the theorems in 6, 13] guarantee convergence to a stable state.) We shall use a counter network of m = dlog 2 n2 n e+2 bits to construct an asynchronous network N 0 that simulates N for t steps. The counter network acts as an asynchronous \clock" used to sequence the updates in N 0 .
As in the asymmetric case, the network N 0 always runs its full course even if N converges fast. However, the simulation can again be made more faithful if N contains some speci c unit h to indicate the termination of the computation. One can then force also N 0 to converge immediately upon the activation of h by leaving out the appropriate positive connection from N 0 .
(To be precise, this would be the connection from unit h 1 to unit done h , as described below.) Also, if one knows that N is going to converge in t update steps, one can use a counter network of only dlog 2 nte + 2 bits for N 0 .
The details of the construction of N 0 are illustrated in unit and a preceding reset i unit. As can be seen in the gure, there are also other control connections, whose purpose will become clear momentarily.
The clock subnetwork controls the sequencing mechanism via the equal i Note how the weights and thresholds in the equality testing network are chosen su ciently large so that the connection from the reset i unit does not a ect the test. In fact, also the weights and thresholds in the clock network itself must be made so large that the test networks do not have an e ect on its behavior. Multiplying all the \large" weights in the clock network by M 0 = 3nM su ces for this; the small control weights j , j and the units x 0 , y 0 are not a ected, as can be a rmed by a brief look at Figure 3 .
The lowest-order bits in the clock are used as a latch that connects advancing the clock to progress in the computation, in the following manner (cf. Figure 6 ). When both of the units x 0 and y 0 are o , counting on the clock cannot proceed until both unit z 1 and one of the units primed i are on.
(We are assuming at the moment that only one of the primed i unit can be on at each time. This will be seen to be true in the following.) After this activation condition has been reached, counting can proceed unhampered | and both x 0 and y 0 will be maintained in state 1, assuming primed i stays on | until eventually unit z 1 gets turned o . Then further progress requires that also primed i is turned o . Assuming that subsequently this happens, and assuming the condition primed i = 0 is then maintained, eventually both x 0 and y 0 will be turned o , and counting continues from the x 0 = y 0 = 0 con guration until it is again halted in the con guration x 0 = y 0 = 0, z 1 = 1, and primed i = 0 for all i. (Note that all the time there is always just one possibility for the next changing update step. In particular, the con guration of the clock subnetwork stays stable.) Now there is no longer enough support to maintain the done i unit in state 1, and so it will be turned o . This, on the other hand, then gives the primed i unit the opportunity to turn on, after which the update events move inside the clock subnetwork.
The activation of the primed i unit releases the latch mechanism, and the clock moves until it is again caught by the latch, this time in the con gura- are no longer receiving any control input, and are free to update their states based on the states of the other twin pairs in the network | and in fact must do so in order for the computation to continue. After one of the twins has been activated again, the state of the pair freezes, but the active member of the pair provides enough support for the unit done i to turn on. This, on the other hand, leads to the turning o of unit primed i , and to the consequent release of the latch mechanism in the clock. The clock then revolves to its next blocked position, with z 1 = 1, x 0 = y 0 = 0, and support for unit equal i+1 , after which the update cycle repeats at site i + 1.
We summarize the above discussion in a theorem: Theorem 2 Let N be a symmetric network of n units with no self-connections, and with a cyclic sequential update order. Then for any time bound t there is another symmetric network N 0 of 8 log 2 t + 6n + 8 log 2 n + 10 units, with no constraints on the update order, such that any computation performed by N in t changing update steps can also performed by N 0 in at most 38(n?1)t changing update steps.
Proof. The construction of N 0 from N has been presented above. To obtain the size bound on N 0 , note that the clock requires 8(dlog 2 nte + 2) ?6 units, and the rest of the sequencing/simulation network another 6n units, for a total of 8 log 2 t + 6n + 8 log 2 n + 9 units.
For the time bound, it easy to see that each simulation step requires 10 updates outside of the clock network. Analyzing the time used by the clock requires a little more care, but one can see that each ip of an xor structure from 0 to 1 or 1 to 0 requires 6 updates, and there will be at most 4T such ips altogether in a simulation of length T. (Of these, 2T ips come from the lowest-order xor alone, which makes 2 ips per each simulated step; the remaining 2T accounts for all the higher-order xor's, amortized over the length of the computation.) To this must be added the activity of the x 0 and y 0 units, which both change state twice per each simulated step. Summing up, this makes for 38T update steps per T simulated steps. In the worst case where the actual changing update order of N is x n ; x n?1 ; : : :; x 1 ; x n ; : : :, the length of the simulation can be T = (n ? 1)t. 2 Networks with self-connections Let us then discuss brie y the problem of simulating units with nonzero self-connections. A positive self-connection of weight w at a unit i presents no di culty, as this can be replaced by a unit i 0 , to be updated immediately after unit i in the sequential order, with connection of weight w to unit i (and no other connections), and with threshold w=2. Negative self-connections are rather more di cult to handle, and we have to resort to the sequencing mechanism of the asynchronous simulation to deal with them. (Note that no local transform of the synchronous network can remove negative selfconnections, because this would entail changing the convergence behavior of the network.)
Let then i be a unit in the synchronous network with a negative selfconnection of weight ?w. The basic idea is to replace unit i with the subnetwork presented in Figure 7 , where the units i and i 0 are scheduled to be cleared and updated during the same simulated update step, and unit Figure 8 . It can be seen that in this modi cation of the sequencing mechanism from Figure 4 , the unit done i can only turn o when both of the twin pairs corresponding to units i and i 0 have been reset, and conversely it can only turn back on when it again gets input from each of the pairs. Also, it can be seen that after the i and i 0 pairs have been reset, the i 0 pair will stay in the o state until one of the i units has been set to state 1. In particular, this means that the i 0 units have no e ect on the setting of the i units.
Conclusion
We have presented constructions whereby computations performed by either asymmetric or symmetric threshold logic networks with either parallel or ordered sequential updates can be simulated on totally asynchronous networks of the same type. The simulations are not faithful to the convergence behavior of the original networks: terminating in time proportional to that required by the original network requires an explicit termination signal. In most cases, however, such a signal can be readily obtained. The existence of asynchronous simulations that reproduce also this aspect of the simulated networks' behavior remains an open problem.
